Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Simulation Debugging(0/1 mismatch)

Status
Not open for further replies.

tyuga454

Member level 1
Joined
Feb 2, 2012
Messages
38
Helped
4
Reputation
10
Reaction score
3
Trophy points
1,288
Activity points
1,505
Hi,

How are you going to debug the 0/1 mismatch in pattern simulation.

Can you briefly explain with steps to debug the issue.

Thanks,
Tyuga454
 

dpaul

Advanced Member level 5
Joined
Jan 16, 2008
Messages
1,661
Helped
314
Reputation
628
Reaction score
325
Trophy points
1,373
Location
Germany
Activity points
12,214
Are you talking about a simulation scenario in which ATPG test-patterns are fed in to the design through some test-bench?
 

tyuga454

Member level 1
Joined
Feb 2, 2012
Messages
38
Helped
4
Reputation
10
Reaction score
3
Trophy points
1,288
Activity points
1,505
Are you talking about a simulation scenario in which ATPG test-patterns are fed in to the design through some test-bench?

Yes..I am talking about DFT simulation in which we do the simulation debugging.

scenario is like expected to be 0 was 1.
 

maulin sheth

Advanced Member level 1
Joined
Oct 24, 2010
Messages
497
Helped
90
Reputation
179
Reaction score
88
Trophy points
1,318
Location
Bangalore, India
Activity points
4,130
Yes..I am talking about DFT simulation in which we do the simulation debugging.

scenario is like expected to be 0 was 1.

Can you please tell us that which pattern is failing like chain test(flush), logic or transition patterns?

1st step is to check the setup is proper or not? like clock is properly generating or not? reset is properly initialized or not.

Are you doing with timing simulation or w/o timing simulation?
 

tyuga454

Member level 1
Joined
Feb 2, 2012
Messages
38
Helped
4
Reputation
10
Reaction score
3
Trophy points
1,288
Activity points
1,505
Hi Maulin,

we are doing timing simulation for SAF and the logic pattern is failing. Setup looks like okay.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top