Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Simulating digital filter using Cadence Virtuoso?

Status
Not open for further replies.
J

jdp721

Member level 2
Member level 2
Joined
Jun 29, 2009
Messages
45
Helped
4
Reputation
8
Reaction score
3
Trophy points
1,288
Visit site
Activity points
1,621
Hi,

Is there any way to simulate the frequency response of digital filters using Cadence Virtuoso? (like AC or PAC analyses done for analog filters)

Actually, I am trying to realize a delta-sigma ADC in Cadence, which consists of a (digital) decimation filter.

Can anybody give any idea how to simulate the performance of this digital decimation filter in Cadence?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top