Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Simulating DAC or ADC in cadence

Status
Not open for further replies.

VINAY_RAO

Junior Member level 2
Joined
Jul 24, 2009
Messages
22
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
IITG
Activity points
1,510
hi,,
I am using ic5141 and wrote a simple verilog-ams code for 1-bit DAC where input is digital signal and output is analog.After that i instantiated in schematic window for simulating it.
I reffered manuels to simulate this but i am not getting any proper idea for simulating mixed design.
For simulating any design, is it compulsory to go for "config"
views rather than simple schematic view??
Whats the need of config view if we dnt have any hierarchial design??
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top