Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Simple doubt on cadence Virtuoso

Status
Not open for further replies.

ramesh441

Advanced Member level 4
Joined
Feb 11, 2009
Messages
110
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,296
Location
India
Activity points
2,075
cadence virtuoso 6

Can anyone say me...

How to tap LFSR initially i.e how to seed the values into the circuit
when we design through schematic in Virtuso???

How could I design a circuit that for 10 clock pulses my input has to get changed.
In HDL we can write code but how could it be done in schematic????
 

hqqh

Full Member level 4
Joined
Feb 7, 2002
Messages
195
Helped
8
Reputation
16
Reaction score
2
Trophy points
1,298
Activity points
1,602
Hi,

if you have RTL-code of your HDL you simpy have to synthesize it and import it into cadence DFII. Then you have a cell and a view of e.g. your verilog gate netlist and can instantiate it in another schematic.

Regards
hqqh
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top