Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Simple-but-worthwhile stability check for SMPS feedback loop?

Status
Not open for further replies.
T

treez

Guest
Hello,
In a current mode flyback, compensated with a type 2 error amplifier, it is a fact that the error amplifier's high frequency pole should always be at a lower frequency than the frequency of the power stage ESR zero...ie in order to assure you avoid instability

Is this true?
ie, ensuring the above won't assure stability but is a good and worthwhile check to do, because if the error amplifier's high frequency pole is above the esr zero in frequency,then that is bad and could well lead to instability.

ESR zero = 1/(2.pi.R.C)
....where R = ESR and C = C(out)


Error amp high frequency pole is 1/(2.pi.R.C) where R = Top output divider resistor and C = the low value cap from output to input of the opamp
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top