Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Signal buffering inside the chip

Status
Not open for further replies.

analogckt

Newbie level 4
Newbie level 4
Joined
Aug 14, 2013
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
37
Hi

If a chip has some digital signals which needs to travel a lot of distance, how often in distance should I buffer the signal? Can any one please tell me some guidelines to this?
Also what is the speed of propogation of a signal inside an IC

Thanks
Ckt
 

Hi

If a chip has some digital signals which needs to travel a lot of distance, how often in distance should I buffer the signal? Can any one please tell me some guidelines to this?
Also what is the speed of propogation of a signal inside an IC

Thanks
Ckt


What is the frequency of your signal?
 

why not try extracting the parasitic capacitance of the wire and use it in your simulation between two buffer.
The first buffer will be your input buffer for the transmission wire, and the second one your output buffer which will drive the receiving circuit.
This way you can see whether the output signal will be still acceptable.
If not, then divide the capacitor value into two, and use a third buffer between the input and output buffer, put the 2 capacitor between those three buffers.
Repeat if output is still unacceptable.
You can also change buffer size, the larger the transistor in it the longer wire it can drive without needing another buffer.
 

    V

    Points: 2
    Helpful Answer Positive Rating
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top