Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SI aware timing analysis

Status
Not open for further replies.

raj1435

Newbie level 5
Joined
Mar 19, 2015
Messages
10
Helped
1
Reputation
2
Reaction score
1
Trophy points
3
Activity points
60
can any one expline me, how to find the causes of setup violation and hold violation because of cross talk.

How to figure it out practically means in timing report we will see all the delay based analysis report but it also SI aware was true.

But in the report how can i know the violation caused by SI.

Thanks,
 

artmalik

Full Member level 5
Joined
Mar 13, 2013
Messages
255
Helped
89
Reputation
178
Reaction score
86
Trophy points
1,308
Location
San Diego
Activity points
2,997
The crosstalk effect adds or subtracts delay from the signal which leads to setup/hold violations. It is because crosstalk adds or subtract energy to the signal which causes setup and hold violations. You can always run the timer with or without SI and see what happens. But most of the optimization tool does it on its own.

The tool will do multiple iterations to fix this by adjusting the timing window, changing the delays etc.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top