Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Should I calculate the lowest value of supply for LDO opamp?

Status
Not open for further replies.

jutek

Full Member level 4
Joined
Oct 21, 2005
Messages
211
Helped
6
Reputation
12
Reaction score
1
Trophy points
1,298
Activity points
3,140
LDO's opamp

hello

when i design an opamp for LDO, i should calculate it for the lowest value of supply?

and size of PMOS pass device i should also choose for these conditions to ensure max I load?

regards
 

Re: LDO's opamp

Yes, dropout condition, min VDD and max I to determine your power PMOS.
 

LDO's opamp

of course you should take care of it.
 

Re: LDO's opamp

and how to assure 500mV of drop-out voltage?
 

Re: LDO's opamp

jutek said:
and how to assure 500mV of drop-out voltage?

A couple of ways :
1.) Make the power transistor W/L big !
2.) Make sure the gate (CMOS) of power device can have wide swing i.e. the previous stage driving the gate is not limiting the swing.
 

Re: LDO's opamp

If you gain is high, the power mos can work in liner region.
 

LDO's opamp

yes, there is no doubt that we want to get big regulated voltage, so the PMOS is made fat.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top