Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

SHIFT REGISTER-SISO

Status
Not open for further replies.

sxy

Newbie
Joined
Apr 28, 2022
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
34
Hi
To store n bit data in shift register
you need n pulses of the clock;
whereas to take out n bit data you need n-1 pulses of clock.
What is the reason for the diference?
thanks
 

Hi,

Where is this information from? We need the context.
I'd say the n-1 is not generally true, but it can be true.

--> the truth table should answer your question

Klaus
 

Think of a 1-bit SR, which is just a single ff. After 1 clock the input data appears on the output. You need one clock to get the data in, but no clocks to get the data out.
 

Think of a 1-bit SR, which is just a single ff. After 1 clock the input data appears on the output. You need one clock to get the data in, but no clocks to get the data out.
Thank you for your answer.
But in order to take out the data from the register you do need another pulse of the clock.
thank you very much.
 

Thank you for your answer.
But in order to take out the data from the register you do need another pulse of the clock.
thank you very much.
That pretty much depends on how you define “take out the data”. The data is AVAILABLE after one clock. You are assuming that you need to clock that data into something else. What if you just need the data as the input to a logic gate?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top