Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

setup time calculation for edge trigger FF(for std cell Lib)

Status
Not open for further replies.
M

muthamil

Member level 1
Joined
Feb 23, 2006
Messages
41
Helped
1
Reputation
10
Reaction score
0
Trophy points
1,286
Activity points
1,543
set up time of ff

Hi Friends,
I am designing a Negative edge SR FF. I am using the Glitch circuit.
i having to calculate the setup and hold time form this.

My doubt is the Glitch occurs after the falling edge of clock.
And based on the Giltch only the output rise and fall occurs.

How could i measure the setup and Hold time(that is based on clock shall i measure the setup time or
based on glitch shall i calculate the setup time).

I just have calculated the setup time based on clock but the values might be in negative.

Thanks & Regds
Muthamil
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top