Non AMP

setup check and hold check on clock gating paths

Thread starter G.Satheesh Kumar
Start date Apr 21, 2013

Status: Not open for further replies.

Apr 21, 2013

#1

G

G.Satheesh Kumar

Newbie level 6

hello every one...

can anybody clearly explain about checking of setup and hold violations in clock gating path

Status: Not open for further replies.

Similar threads

C
SETUP and HOLD Violations on same path in same corner
- Started by chevuturi
- Jan 18, 2024
- Replies: 8
ASIC Design Methodologies and Tools (Digital)
C
characterizing Clock Gating cells
- Started by chandara313
- Feb 5, 2024
- Replies: 7
ASIC Design Methodologies and Tools (Digital)
C
Nwell floating when doing ERC check
- Started by Chenxin Jiang
- Apr 23, 2024
- Replies: 2
ASIC Design Methodologies and Tools (Digital)
T
STA Primetime pessimistic hold timing check
- Started by titophe
- Sep 6, 2023
- Replies: 13
ASIC Design Methodologies and Tools (Digital)
F
Setup and hold time violation
- Started by fareeda
- Jun 23, 2023
- Replies: 3
ASIC Design Methodologies and Tools (Digital)