Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

setup and hold violations with respect to a D flipflop

Status
Not open for further replies.

ranger01

Advanced Member level 4
Joined
Jan 20, 2012
Messages
100
Helped
14
Reputation
28
Reaction score
18
Trophy points
1,298
Location
Santa Clara, CA
Activity points
1,908
Hi,

Can anyone explain setup and hold time with respect to flipflops?

I am not asking the definitions but I want to know why the data should be stable in the window of setup and hold time window around the transition of clock.
 

might be to sample the data correctly inside the flop .
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top