Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Setup and Hold times in MCU

Status
Not open for further replies.

zhaniko93

Newbie level 1
Joined
Nov 9, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,289
Consider a simple CPU .Untitled.png Here, REGFILE write is sequential, so it has to accomodate Setup and Hold time requirements: data on WD and WE(write enable) has to be valid TSetup time before valid clock transition, but only after clock transition, propagation delays of Instruction memory, Control logic and some other things, become WD and WE valid. that is, not TSetup before clock transition, but even propagation times after clock transition become they valid, which violates setup and hold time constraints, so it shouldn't work, but it works! it is MIT 6.004 lab N6 and that one works, why? P.S. I think I opened thread in a slightly wrong place. sorry, but couldn't find more appropriate place
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top