Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Setup and Hold time at Transistor level

Status
Not open for further replies.
V

vipulsinha

Member level 2
Joined
Nov 9, 2005
Messages
44
Helped
4
Reputation
8
Reaction score
0
Trophy points
1,286
Activity points
1,661
Hi

Can anyone describe the setup and Hold time at the transistor level. Why Setup /Hold time is needed i mean its genesis. We know that when either of them is violated it leads to metastability.

It will be a good discussion to find out at the transistor level how it works and from where this setup time comes.

Thanks

Vipul
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top