Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Setup and Hold - Do we need both semantics?

Status
Not open for further replies.

beeflobill

Member level 3
Joined
Jun 6, 2012
Messages
61
Helped
8
Reputation
18
Reaction score
7
Trophy points
1,288
Activity points
1,872
We have the idea of a setup timing constraint between two signals which defines the minimum time which one signal must be stable before another signal changes, and we have the idea of a hold timing constraint between two signals which defines the minimum time a signal must remain stable after another signal changes.

This all seems to be very clear when discussing synchronous circuitry, but when defining setup and hold constraints on asynchronous circuitry, it starts to become confusing trying to decide which timing constraints should be "holds" and which ones should be "setups". It seems that the decision may go either way depending on the thinking of the designer.

Wouldn't it be easier if the concept of "hold times" was discarded and every timing constraint was simply defined as a setup constraint? Is there a reason beside convention for having the concept of hold times?
 

Hi, "setup"/"hold" is the requirement of the DFF, which is used in the real ASIC gate. If the "setup"/"hold" don't meet, the DFF can't function well. So, this is the reason we need Synchronization circuit when dealing with ASYNC path.
The idea of synchronization is: we know the behavior the DFF when the setup/hold don't meet, and tried to make a circuit to conquer this problem.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top