Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Setting Width for D Flip Flop

Status
Not open for further replies.

nilay shah

Newbie level 1
Joined
Sep 4, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
5
hi,
I am designing D FF,
but i know rise and fall time so how to decide Width of NMOS and PMOS to achieve that delay.

Is there any method or only we have to do try and error?

please reply urgent.
 

Are you doing it at transistor level? Such infos are provided by foundries in their netlists. You can design it using stdcells also.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top