Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

setting blackbox in formality

hashbrown

Newbie
Newbie level 3
Joined
Feb 5, 2025
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
45
Hi, I am running formality to verify cell vs rtl but I have some use cases where i want to run formality on an instance in a top module. Say my top module is A and my cell vs rtl is present in module B. This B is instantiated in A module where on the instance i wanna run formality. How can i black box rest of the module A(other than instance)?
I checked the documents but no luck so far.

Anybody knows how set_verify or set_dont_verify set_black_box remove_black_box can help?
(for some reason i wanna run formality on instance please dont ask the reason)
 

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top