Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

set_clock_latency regarding

Status
Not open for further replies.

vimalraj205

Member level 3
Member level 3
Joined
Oct 11, 2011
Messages
65
Helped
16
Reputation
32
Reaction score
14
Trophy points
1,288
Visit site
Activity points
1,670
hai friends

I have a doubt in a constrain

What is the meaning of the following commands

set_clock_latency -source -early -min 0.6 [get_clocks CLK]
set_clock_latency -source -early -max 0.2 [get_clocks CLK]

set_clock_latency -source -late -min 0.6 [get_clocks CLK]
set_clock_latency -source -late -max 0.2 [get_clocks CLK]

in this what does the -early -late denotes and what does -min -max denotes

thank you
 

PT man page says,

In bc_wc analysis mode, the -min and -max options specify the corner
for the clock latency value (fast or slow), and the -early and -late
options specify the early or late latency value within the corner. In
the on_chip_analysis mode, the min/max operating conditions are the
variation bounds within the single corner analysis. Therefore, only the
min-early and max-late latencies are used for the analysis. In the
on_chip_variation mode, it is sufficient to specify either the
-early/-late options or the -min/-max options for the set_clock_latency
command.
 
Olympus manual says,

There are two kinds of latency supported. The default is network latency. If the -source argument is used, the latency type is source latency.

-early argument is used are applied only to the early clock paths, for all early calculations (such as the setup timing target clock path or the hold timing source clock path).

-late argument is used are applied only to late timing, such as setup timing source clock and hold timing target clock.

The use of these arguments is only applicable for source latency and cannot be set with network latency.

Can anyone explain me, target clock path and source clock path?
 

Hai ramesh

thank you for your reply

i hope target clock is the capture clock path and source clock is the launching clock path


since setup check considers late delays on launch clock and early delays on capture clocks

hold check considers early delays on launch clock and late delays on capture clocks

thank you
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top