Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
set_clock_gating_check is set on the AND cell, which provided gated clock output.
it garantee the clock should arrive earlier than the gating signal, and its value is decided by the input pin relation of the AND cell that you selected.
generally, it is just an additional check, if you put the LATCH and AND cell close enough, then it is just no need to set.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.