set internal wire as clock in rtl compiler

[vv_gulyaev]

Can I set internal wire in my design as clock signal.
Command

define_clock

has option

{pin | port}

But I need to use as clock internal wire from combinational logic.

 

[vv_gulyaev]

Problem is no more actual.