Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

select a column from 2D array in verilog

Status
Not open for further replies.

mr_byte31

Full Member level 5
Joined
Oct 19, 2005
Messages
295
Helped
10
Reputation
20
Reaction score
8
Trophy points
1,298
Activity points
3,241
Re: select column in verilog

hi all
I have a 2D array and i want to select a column
this is my array

reg [0]Array[0];

I want to put this array in a for so each time I select a colum and work on it
but with verilog I couldn't do anything
does any body have and Idea about doing so?

Added after 2 hours 24 minutes:

I am sorry I forgot to say that i deal with this array as follows
each row contains 16 bytes
so I need to select a byte from each colum to give me an arrya like this
reg [8:0]column[0:15]
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top