Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Seeking Suggestions for Mini Project in PLL Design and Analysis

bobdyadada

Newbie
Newbie level 2
Joined
Feb 21, 2025
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
18
Hi everyone,
I am VLSI Design student, and for this semester, I need to complete a mini project. I'm really interested in designing and analyzing Phase-Locked Loops. I have experience with Verilog, Ngspice, and will be using Cadence Virtuoso for the design and simulations.

I’m looking for suggestions on specific problems or aspects of PLLs that I could focus on for my project. Since the project needs to be completed within the next month, I’d appreciate ideas for manageable yet impactful problems.

If anyone has worked on similar projects or has suggestions for a problem statement, I’d really appreciate your input. Thanks
in advance!
 
Last edited:

LaTeX Commands Quick-Menu:

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top