Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SDRAM refresh cycles calculation

pratham4647

Newbie level 1
Joined
May 24, 2020
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
5
I have a 64Mb sdram chip which is organised as 4 banks, 2048 rows and 256 columns. It needs 4096 refresh cycles every 64ms. can anyone tell me how this 4096 number is evaluated? Also how many rows will be refreshed when a refresh cycle is issued by memory controller?
 

Toggle Sidebar

Part and Inventory Search


Welcome to EDABoard.com

Sponsor

Sponsor

Design Fast


×
Top