Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

$sdf_annotate in UVM

Status
Not open for further replies.

Thái Xuân H

Newbie level 3
Joined
May 4, 2015
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
21
Hi everyone,

$sdf_annotate is a verilog syntax, so It can be used with Standard verification methodologies like UVM, OVM or VMM, Is that correct?

Thanks,
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top