Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SDF file cannot find the lower level instance!

Status
Not open for further replies.

yuanqi

Junior Member level 2
Joined
Jun 24, 2011
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,408
Hi, I have a top level module with its .sdf file. But when I want to simulate the system, I got lots of errors saying "Failed to find INSTANCE xxxxx" which are all lower level instances in sub-modules? Any ideas about it? Thanks a lot!
 

lostinxlation

Advanced Member level 3
Joined
Aug 19, 2010
Messages
701
Helped
197
Reputation
394
Reaction score
184
Trophy points
1,323
Location
San Jose area
Activity points
5,051
First, search the instance in the sdf.
If it exists, one of the likely reasons is escaping or not escaping the special charactors such as slashes, square brackets etc. You need to match them to the ones in the netlist in that case.
 

yuanqi

Junior Member level 2
Joined
Jun 24, 2011
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,408
I could find all the instance in netlist file in the sdf file, and check the space, square as well.
One thing I'm thinking about is still the hierarchical problem, as the lower level instance cannot be found...
 
Last edited:

lostinxlation

Advanced Member level 3
Joined
Aug 19, 2010
Messages
701
Helped
197
Reputation
394
Reaction score
184
Trophy points
1,323
Location
San Jose area
Activity points
5,051
So, does your sdf have hierachical delimiters escaped or not ?
If it is escaped, is it done in the way to match the netlist's.
If it's not escaped, is it not supposed to be escaped ?
Is the design flat or fully hierarchical or partially hierarchical ?

In most of the time the sdf has an issue with simulation or STA, it's about a escape sequence of special characters that didn't match the netlist's.

Frankly, I don't see enough information to analyze the issue from your post and we cannot help much.
 
Last edited:

yuanqi

Junior Member level 2
Joined
Jun 24, 2011
Messages
21
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,408
YES! You are right, the RTL complier has added a backslash at the beginning of some instances. I think it's due to incompatibility between the synthesizer and VHDL code, I think I could avoid it by writing Verilog. Thanks a lot
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top