Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Schottky diode in CMOS process

Status
Not open for further replies.

leg1234

Member level 2
Joined
Dec 4, 2006
Messages
46
Helped
11
Reputation
22
Reaction score
3
Trophy points
1,288
Activity points
1,583
Hi, all

I am confused about the schottky diode in standard N-well CMOS process. Ideally, it is possible to build a n-wll to mental-1 schottky diode. Why I hardly see this in chip? and what is the difference of normal schottky diode and the schottky built in CMOS process? Why schottky is not that popular in regular process?

thanx.
 

Yes, it is posible, but you have to break some design rules of the process and you have to speccify them to your foundry, see layout figures of the chapter 3 of this document.
 

I think, that it is connected to necessity of use in addition at least one mask. Fabs, which use modular processes (for example XFAB XC06 modular CMOS) suggest diodes schottky, but it increases cost.
 

Thank you both. First, I cannot read that file.
In "Analog Integrated Circuit Desing" by Martin. It does mention about the schottky, and it shows the profile Metal1 -> N+ implant-> N- well -> Metal1. diode interface forms in between N-well and Metal1. It looks good and reasoonable. It does not need extra mask. (N+ implant, N- well, and Metal1)
My question is:
1. Why I hardly see this in chip?
2. What is the difference of normal schottky diode and the schottky built in CMOS process?
3. Why schottky is not that popular in regular process?
 

2. From Alan Hastings
PSD guard ring require NOPLDD mask.
 

    leg1234

    Points: 2
    Helpful Answer Positive Rating
Hi, my understanding for the additional mask NOPLDD in XFAB process is to increase the break down voltage (19V), the NOPLDD is used to prevent the LDD form together with P+ guard ring.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top