tia_design
Advanced Member level 4
I designed a traditional JK flip flop, the entry is schematic, and simulation is done by Verilog XL. I found that the output of such JK flop flop is undefined. I found the reason is that in this JK, the output is connected back to the input nmos, which is undefined when simulation is begun. Who can tell me how to avoid this? Thanks