Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Schematic Simulation with Verilog XL

Status
Not open for further replies.

tia_design

Advanced Member level 4
Joined
Feb 22, 2005
Messages
113
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,298
Activity points
2,217
I designed a traditional JK flip flop, the entry is schematic, and simulation is done by Verilog XL. I found that the output of such JK flop flop is undefined. I found the reason is that in this JK, the output is connected back to the input nmos, which is undefined when simulation is begun. Who can tell me how to avoid this? Thanks
 

Apply Reset while Intialising the Simulation
 

Apply reset and check for all Input combinations.
 

You can reset or set. you can add default to q and qn in testbench file also.
 

I have met same question when I first use the tool.
You must add a reset or set signal to the flip-flop in order to initialize it.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top