Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

scan reordering and scan stitching

Status
Not open for further replies.

jayTudu

Member level 1
Joined
Oct 14, 2008
Messages
38
Helped
4
Reputation
8
Reaction score
1
Trophy points
1,288
Activity points
1,553
Hi frnds,

This post is regarding the difference between the scan reordering and scan stitching. I came across the book "The VLSI test principle..." by Xioqing Wen et al. where they have defined the Scan stitching methodology as the final connection between the scan cells, the out put of one scan cell is connected with the input of another scan cell. This is fine. But, I got little confused with the term scan reordering. The scan reordering as they have defined is the reordering of the scan cells based on the physical location of cells, meaning, the placement of scan cells will be changed. However, I have understood that the scan reordering is just to mean the reconnection of scan cells based on the reordering criteria. No need to chage the placement of cells. Although its just a matter of terminology some time its confusing also.

If any one you are working in this area please give your thought. You can refer the book by Xioqing Wen and papers by Patrick Girard on scan reordering.

Joyfully,
Jaynarayan.
 

Generally the initial scan chain connection is in alphabetic order or by clock domain. After detail placement, the flops connected by Q->SI may be far away with each other. This may introduce some routing congestion. Scan reordering is to reorder to sequence of Q->SI conection within the same scan chain. It's not to change the placement of cells, but to re-order the chain based on cell placement.
 

Thanks Raphy for your reply. I too understood the same as you explained.

Thanks,
Jay
 

Hello frnds,
Do any one have idea about the clock rate at which the shift operation is performed in scan testing. I need proper references. If you have kindly give me the title of paper.

PreThanks,
JaY
 

scan reorder doesn't change the cells placement but it will reconnect the Q-> SI pins according to the reorder.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top