Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Scan chain simulations with SDF questions

chis4yu

Newbie
Joined
May 23, 2020
Messages
5
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
56
I ran tetramax atpg on my netlist with scan insertion.
This generates the patterns to exercise possible faults.
Now I ran

write_testbench -input xyz.spf -output xyz_tb

Supposedly this step creates the testbench and data input with expected output file

xyz_tb.v and xyz_tb.dat

and runs simulation. Maybe I'm not correct about this. Please confirm.

1) How to know simulation successfully ran with NO ERRORS or mismatches ?

2) Once this runs ok, should these atpg patterns also be rerun on full netlist with SDF ?
If yes, is there a tetramax flow to do this do I need to build up my own script to run
with a simulator like VCS : gate netlist, gate library and SDF ?
 

Toggle Sidebar

Part and Inventory Search


Welcome to EDABoard.com

Sponsor

Sponsor

Design Fast


×
Top