Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Scaling VDD- What happens to the variation of the design

Status
Not open for further replies.

pbs681

Full Member level 3
Joined
Aug 19, 2004
Messages
173
Helped
15
Reputation
30
Reaction score
3
Trophy points
1,298
Activity points
1,278
Scaling VDD

All,

What happen to the variation of the design (say OSC) if I use 1.8V VDD for my 3V transistor. One thing for sure we need to watch out for headroom. If the headroo is OK, what else can contribute to the high variation of the design across temp, process and VDD. (PVT)

thanks in advance
 

leo_o2

Advanced Member level 4
Joined
Sep 3, 2004
Messages
1,324
Helped
277
Reputation
556
Reaction score
241
Trophy points
1,343
Location
China
Activity points
5,761
Scaling VDD

It depends on your OSC structure. Different OSC structure shows different performance.
 

pbs681

Full Member level 3
Joined
Aug 19, 2004
Messages
173
Helped
15
Reputation
30
Reaction score
3
Trophy points
1,298
Activity points
1,278
Re: Scaling VDD

leo_o2 said:
It depends on your OSC structure. Different OSC structure shows different performance.

thanks leo.... I am using relaxation OSC.... the variation is increased about +/-10% when I lower down operating VDD from 3V to 1.8V..... I did a minor chnages on the biasing.....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top