Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] Scaling down the SPI0 clock value on RPi 3B+/4B

Status
Not open for further replies.

dhmilton3

Newbie
Joined
Dec 29, 2020
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
25
I have a custom STM32 MCU board that interfaces with an RPi 3B+ via the SPI protocol. The MCU (STM32F407) has its SPI peripheral clock set at 84MHz and is configured as a slave device. For reliable transmission, the Master (in this case, the RPi) needs to have its SPI clock at 1/2 value i.e, at 24MHz or lower (I read that it needs to be an even number). From what I understand the RPi's SPI clock runs at 250MHz. How can I scale down this clock value?
 

HI,

half of 84MHz is 42MHz. .. but yes, 24MHz and lower should be O.K.

I´m sure 250MHz is not the standard SPI clock frequency. Maybe the maximum.
And I´m sure one can adjust SPI clock frequency.

But for detailed help you need to tell which IDE, language, libriaries and so on... you use...

Klaus
 
Last edited:

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top