Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Sampling Clock Offset Estimation in single carrier system

Status
Not open for further replies.
N

np2013

Newbie level 1
Newbie level 1
Joined
Nov 25, 2013
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
4
Hello,
I wanted to know how to estimate Sampling clock offset for single carrier system. Is there any reference paper?

Regards,
Naveen Phatak
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top