Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

SAF capture clocking

Status
Not open for further replies.
V

Vignesh_J

Newbie level 6
Newbie level 6
Joined
Jan 8, 2019
Messages
14
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
100
Hi All,
Which clock we use for capture pulse in SAF patterns? Fast test clk or functional clock?
Also, I can see only one capture pulse for SAF, though we use LOC method in design.
Please can anyone explain?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top