Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

S-parameters: do they include via inductance for common-source FET transistors?

Status
Not open for further replies.

Terminator3

Advanced Member level 3
Joined
Feb 25, 2012
Messages
802
Helped
71
Reputation
142
Reaction score
63
Trophy points
1,308
Activity points
9,027
For example:
**broken link removed**
Reference plane is placed at 1.3mm from device center (at 2.6mm diameter, where leads just touched the substrate).
But also there are substrate parameters given:
NE3511S02 RF MEASURING LAYOUT PATTERN (REFERENCE ONLY) (UNIT: mm)
RT/duroid 5880/ROGERS
t = 0.254 mm
εr = 2.20
tan delta = 0.0009 @10 GHz

Substrate used is t=0.254 mm + many vias to ground on source pins.
All those vias (inductance), is it included in S-parameters?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top