Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

s-parameter artifacts in cadence

Status
Not open for further replies.

venn_ng

Member level 5
Joined
Mar 26, 2017
Messages
87
Helped
1
Reputation
2
Reaction score
1
Trophy points
18
Activity points
645
I am importing an s-parameter model of a specific block into cadence virtuoso. I see some kind of ringing in the transient simulations. Do you know how to get rid off these artifacts?
 

Cadence Spectre Transient Simulation does not like s-parameters due to their discrete sampling features.
If you can, place an equivalent circuit consisting of RLCk elements or decrease sampling step of the s-parameters if it's possible.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top