Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Rules regarding layer stackup

Status
Not open for further replies.

nirajvlsi

Junior Member level 2
Joined
Dec 21, 2006
Messages
20
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,281
Activity points
1,427
Hi all,
I need a help regarding layer stackup. I want to know if there exists any law or rule which is needed in case of deciding on Layer stackup.
It will be of great help !!

Best regards to all
Niraj
 

senilicus

Full Member level 5
Joined
Feb 26, 2007
Messages
258
Helped
74
Reputation
148
Reaction score
62
Trophy points
1,308
Location
Amsterdam / The Netherlands
Activity points
3,092
Re: Layer Stackup Rule

In general, keep your stackup symmetrical from the middle of the stackup, this will reduce bow and twist.
If possible put a power and ground plane together, this will act as a capacitor.

For stackup dimensions you have to contact the pcb manufacturer, he can tell you wich materials (and thicknesses) are on stock. You also need these numbers for any impedance calculation.


When you finalize you'r stackup contact the pcb manufacturer again and let them
have a look at the stackup. They will give you a gonogo.
 

muralicrl

Full Member level 5
Joined
Feb 6, 2008
Messages
289
Helped
53
Reputation
106
Reaction score
19
Trophy points
1,298
Location
Bangalore
Activity points
2,626
Re: Layer Stackup Rule

Hi friend,

you can follow the following rule for 4 layer PCB.
1.signal
2.power
3.ground
4.signal

For more details pl contact me.

Regards,
N.Muralidhara
 

Raju_epigon

Member level 5
Joined
Feb 13, 2008
Messages
80
Helped
5
Reputation
10
Reaction score
0
Trophy points
1,286
Activity points
1,732
Re: Layer Stackup Rule

Hai,

Check this one for 6 Layaer Board,

1. Top
2. GND
3. IN1
4. IN2
5. PWR
6 BOT

Added after 39 minutes:

Check this one
 

jayasuryan

Member level 5
Joined
Jul 12, 2006
Messages
86
Helped
5
Reputation
10
Reaction score
3
Trophy points
1,288
Activity points
1,820
Re: Layer Stackup Rule

You can define Layer Stackup-as per your requirement by considering following....

1. Signal Integrity
2. EMI Effects
3. Decoupling

Keep in mind the above constraints and define Layer Stackup. If you keep GND-VCC planes close to each other in multi-layer PCBs that generate intrinsic capacitance due to GND-VCC plane. That Intrinsic Capacitance we can utilize...

For best results in 4,6 and 8 Layer you can follow the Layer Stackup

4 Layer PCB

1.SIGNAL
2. GND
3. VCC
4. SIGNAL

6 Layer PCB

1.SIGNAL
2. GND
3. VCC
4. VCC
5. GND
6. SIGNAL

8 Layer PCB

1.SIGNAL
2. GND
3. SIGNAL
4. GND
5. VCC
6. SIGNAL
7. GND
8. SIGNAL
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top