Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Rules for designing a full chip

Status
Not open for further replies.

p_shinde

Full Member level 5
Joined
Feb 25, 2006
Messages
292
Helped
6
Reputation
12
Reaction score
2
Trophy points
1,298
Location
tokyo
Activity points
3,455
hi,

there is full chip, partition...

so in full chip we have hard macros.... GDSII of hardmacros rgt?

can anyone start this discussion ahead... i want to know more about a chip as a whole.....hierarchical....and other termss...


thanks,
Prasad
 

Re: design tchniques

1. define the chip's functionalty.
2. define the chip's IO
3. decide which hard IP we must use.
4. acroding to 3 , choose a physical library to fulfill your area power performance goal.
5. architecture exploration.
6. RTL design.
7. physical design.
8. tape out
 

Re: design tchniques

In design a successful chip, you

should follow following four rules:

modularity

hierchy

abstract

locality

best regards




p_shinde said:
hi,

there is full chip, partition...

so in full chip we have hard macros.... GDSII of hardmacros rgt?

can anyone start this discussion ahead... i want to know more about a chip as a whole.....hierarchical....and other termss...


thanks,
Prasad
 

Re: design tchniques

hi,
Are there any good books discussing the hardware/software architecture exploration or other related topics?

thanks,

Thomson
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top