Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

RTL/ Verilog validation

Status
Not open for further replies.

zahrein

Full Member level 2
Joined
May 28, 2004
Messages
144
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,298
Activity points
1,453
HI i have some questions regarding the verilog validation. I have known that the Behavioural model is just checking the functionality of the circuit.
Since im working in SRAM, the customer asked me to validate the timings specified in the RAM document? Is this part of RTL validation or is it related to circuit validation.

The whole question, what is the coverage for RTL validation. How to distinguish between the ckt and RTL validation.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top