zahrein
Full Member level 2
HI i have some questions regarding the verilog validation. I have known that the Behavioural model is just checking the functionality of the circuit.
Since im working in SRAM, the customer asked me to validate the timings specified in the RAM document? Is this part of RTL validation or is it related to circuit validation.
The whole question, what is the coverage for RTL validation. How to distinguish between the ckt and RTL validation.
Since im working in SRAM, the customer asked me to validate the timings specified in the RAM document? Is this part of RTL validation or is it related to circuit validation.
The whole question, what is the coverage for RTL validation. How to distinguish between the ckt and RTL validation.