Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Rtl errros causes synthesis failed????

Status
Not open for further replies.
RTL should be clean with simulator (compilation and elaboration) , after cleaning there could be possibility of failure synthesis ..
Reason could be wrong syntax used , non-synthesizable syntax used or synthesis rules failed ..

check with synthesis log file.
 

RTL should be clean with simulator (compilation and elaboration) , after cleaning there could be possibility of failure synthesis ..
Reason could be wrong syntax used , non-synthesizable syntax used or synthesis rules failed ..

check with synthesis log file.

thanks rahul
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top