Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Robust clock tree design

Status
Not open for further replies.

srp8514

Newbie level 4
Newbie level 4
Joined
Jul 23, 2014
Messages
7
Helped
4
Reputation
8
Reaction score
4
Trophy points
3
Visit site
Activity points
50
Hello,

If you are given design whoes clock root is a ICG and end points are 1000 flops.
What clock style is better a clock tree built using ICG's only or buffer/INV only and why ?

srp8514
 

ICGs are used for power savings. So your power requirements will dictate usage of ICGs. Otherwise BUF/INV are the only means of implementing a clock tree.
 

Hi All,
Can anyone share how to build HTree custom clock tree automaticaly in encounter.

Thanks and Regards,
Nitin
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top