Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

[SOLVED] requirment of memory behavior verilog model

Status
Not open for further replies.
J

jiangwp

Guest
1. synchronal flash behavior verilog model (for Micron company);
2. page-mode SRAM behavior verilog model ;
3. page-mode ROM behavior verilog model
 

You can just download it from Micron Web.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top