logic design sta questions
shahal,
advanced STA questions will be more related to OCV (on chip variation ) , CPP ( common path pessimisim), how to calculate it...they will most likely draw a clk tree and a datapath , they will give you some values and will ask you to account for CPP and will ask you whether the given ckt meets timing or not ...
there will be questions on Crosstalk/SI and how they effect the timing,
there will be questions on calculation of clk latencies, insertion delays etc and methods to fix it..
some ppl will give draw logic diagram and give some values like network delay, IO delay , clk freq, etc and will ask you write the Magma / synopsys design constraints for the ckt...they might ask you questions on multi-cycle paths , false paths ; some ppl might ask you on how you can identify a false path given a ckt..they are looking for your approach and not for correct answer since for a given design there can be thousands of timing constraints.
Questions on multi-corner and multi-mode also might popup occasinally...
Other questions might involve disabling timing arcs and calculate the slack for a given path....some theoritical questions can involve explanation of setup and hold times, input/output delays, if it is an EDA industry, then some techniques on identifying and generating timing exceptions automatically..why are timing exceptions dangerous and when are they useful? Some questions on back annotation etc it really depends on the company and the position like its frontend or backend or whether it is overall timing closure...
Whatever rakesh pointed out are also good..but u see them normally for clock domain crossing analysis and are really important for a functional verification purposes...I I personally feel STA wise,,it doesnt matter
I hope this helps..
Added after 4 minutes:
just make sure u study the small but imp topics like slew calculation and how and when and why do you impose the slew limits...also questions like how slew and fanout limits affect timing ..how and when do you want to derate timing etc...