Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i want to know from people experience the FPGA SerDes capability:
1. the PCB length that they success to drive (+frequency)
2. the cable length that they success to drive (+frequency)
3. problem that they experience with
I have been experimenting with Serdes from both @ltera and Xilinx , also some other ASSP vendors. Generally speaking, all these serdes are designed to drive 40 inchs FR4 backplane, and they all meet that spec.
In terms of performace, I think ASSP vendor generally have a better part, for example Broadcom has very strong serdes product.
The serdes performance of @ltera and Xilinx are comparable, I would say.
They looked all right. They have this thing called "pre-emphasis" which could be easily modified in the SerDes and was improving the eye-diagram a lot (with some side effects like an increase in the power consumed...).
They have serial data rates from 0.6 to 3.7 Gbit/s.
I have not experience with SerDes to be honest but just in case this helps,
Regards,
pre-emphasis is now a common technique used in Serdes products. All the serdes products I have seen have this feature. The pre-emphsis will boost high frequency part of the signal, thus make the signal quality better after it passes through a long transmission line.
some serdes products(like @ltera GX) also have equalizer, which is sitting on the receiver side, it is the same principle as pre-emphasis, it also helps cleaning up the signal.
They looked all right. They have this thing called "pre-emphasis" which could be easily modified in the SerDes and was improving the eye-diagram a lot (with some side effects like an increase in the power consumed...).
They have serial data rates from 0.6 to 3.7 Gbit/s.
I have not experience with SerDes to be honest but just in case this helps,
Regards,
Lattice never had any expertise in SerDes. Lattice never designed any SerDes. But now they have the SerDes in their products. How? It all came from the 250 mil purchase of Orca FPGA. They also obtained access to Agere's state-of-art SerDes technology. Presumably, Lattice will always get SerDes technology for free from Agere. That 250 mil sure got a lot for them.
I know Agere's SerDes technology has been pretty good. So, Lattice's counterpart should be good too.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
