Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Region 3 area in cadence schematic simulation using spectre

Status
Not open for further replies.

whitewiz

Member level 3
Joined
Oct 12, 2006
Messages
62
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
LA
Activity points
1,752
specture region

I repost this question.

I am using IBM 0.18um BiCMOS process.

For cadence schematic simulation, I used a bipolar transistor(BJT) for low noise amplifier design and simulated in DC analysis.

BJT is always working in region 1 or region 3.

I am so wondering region 3 is saturation region or breakdown region.

I attach the picture for your consideration.

Thanks


 

spectre bjt region 1

Type "spectre -h model_name" in terminal. There are many model names for BJT. See correct name in netlist.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top