Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

regeneration time constant of a comparator

Status
Not open for further replies.

renmols

Newbie level 2
Joined
Apr 17, 2007
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,291
regeneration time constant

can somebody explain abt the reset and regeneration time calculation for a comparator using regenerative latch

Thanks
 

comparator regenerative time

try "Cmos Analog Circuit Design, Phillip Allen" chapter 8
or "Analog Integrated Circuit Design, D Johns"

Both of the books have detail description of time constant calculation.
 

comparator time constants

the regenerative time constant of the latch is set from the probability of error spec of the latch. This comes because of the
metastability condition. The time constant of the latch will be (gmp + gmn)/Cl where gmp and gmn gm of PMOS and NMOS respectively in back to back inverter configuration and Cl is the output cap load.
For metastability analysis u can refer..
https://www.designers-guide.org/Analysis/metastability.pdf

hope this helps
fred
 

regeneration time constant of latch

Thank u:D
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top