Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
eg.
'timescale 1ps/1ps means thedelays are in 1 ps unit and the precision is 1 ps..
There is no default timescale in Verilog; delays are simply relative numbers, until a timescale directive declares the units and base the numbers represent.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.