Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Regarding the signal integrity problem in FPGA

Status
Not open for further replies.

prakashvenugopal

Advanced Member level 1
Joined
Jun 1, 2011
Messages
434
Helped
15
Reputation
30
Reaction score
15
Trophy points
1,298
Activity points
4,683
Hi,

Can any one please explain in details what is signal integrity problem in FPGA?


Thanks,
V. Prakash
 

mishrashashi

Advanced Member level 4
Joined
Jan 5, 2011
Messages
105
Helped
20
Reputation
40
Reaction score
20
Trophy points
1,298
Location
India
Activity points
1,911
Propagation delay, noise margin, crosstalk and switching noises plays major role in signal integrity for FPGA.
 

gongdori

Full Member level 2
Joined
Mar 7, 2012
Messages
133
Helped
21
Reputation
42
Reaction score
19
Trophy points
1,298
Activity points
2,035
I agree. I was burned by simultaneous switching noise (SSN) before...
 

xtcx

Advanced Member level 1
Joined
Dec 22, 2007
Messages
494
Helped
65
Reputation
130
Reaction score
58
Trophy points
1,308
Location
Bangalore, India
Activity points
5,003
I dont think inside FPGA, there is going to be signal integrity problems....It can however happen at the transceiver part or IO interface I believe...

Until the design is pure asynch
 

xtcx

Advanced Member level 1
Joined
Dec 22, 2007
Messages
494
Helped
65
Reputation
130
Reaction score
58
Trophy points
1,308
Location
Bangalore, India
Activity points
5,003
Good doc.

I believe all FPGAs that come out of FAB will not be prone to internal signal integrity issue because it is already taken care.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top