regarding "real data type" in vhdl not synthsizble

[meher kalyan]

hi ,
I need to define floating number (which is data type of real in VHDL) ,came to know that real data type is just for simulation purpose and its practically "not synthesizable". so how can I define these floating numbers so when I use FPGA these float numbers are synthesizble

thank you in advance

 

[TrickyDicky]

use a std_logic vector and Floating point cores from your chosen vendor.