Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Regarding PLL design - request for resources

Status
Not open for further replies.

prashantbabu

Junior Member level 3
Joined
Sep 5, 2007
Messages
27
Helped
7
Reputation
14
Reaction score
3
Trophy points
1,283
Location
Bangalore,India
Activity points
1,452
Regarding PLL design

Hi,
I am designing a PLL and I'd greatly appreciate it if anybody can answer my following queries:
1. I want to do a stability analysis using phase domain model..So, can I use the model in the pllLib given by cadence? If not, can anybody please give me the phase domain models which I can use OR tell me what exactly are the points i need to consider while building a phase domain model.
2. Is a simulator like cppSim a good alternative for checking the stability?
3. I refered to Ken Kundert's model which includes phase noise also..Is generally phase noise considered for initial simulations for stability?
Thanks a ton in advance!
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top