Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Regarding I/O pins for ASIC design

Status
Not open for further replies.

swathipushpa

Newbie level 1
Joined
Apr 10, 2011
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,287
Hai,

I am working on a verilog code for ASIC design wherin i have a limitation on the number of I/O pins being provided. My design consists 128 bit input and 128 bit output along with some control signals being provided paralelly..

So now my question is, how can i make my design to reduce the number of pins accordingly, so as to design an ASIC with 32 pins.???

Thank you :smile::???:
 

birdy123

Full Member level 3
Joined
Aug 31, 2010
Messages
184
Helped
78
Reputation
156
Reaction score
76
Trophy points
1,308
Activity points
2,562
Hi ,

I will suggest you to do in in other way.. means increase the no of input signal..

One way is .. you decoder or mux. In this you have to see in your design which particular part of the design is independent to each other and then accordingly you can control those through any control signal.

You can say that the obove mention way is another way of reducing the no of pins of your design.

Let me know if it helpful to you or not. If you need any specific detail let meknow.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top